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Advances in I.SI technology allow the system dcsigncr to irnplcmcnt large amounts of processing 
capability on a single silicon chip. It' will soon be possible to construct a large number of 
processing elements on these chips. How will the system designer organize these processing 
elements? Hierarchically designed array or trcc machines arc two possible alternatives. This paper 
provides a background for study of array and trcc machines by cxarnining how to supply power to 
an array of proccssing elements. 
We will organize the processing elements into a heirarchy of modules, with each module containing 
2 a submodules. a is the branching ratio of the physical design: there are a submodules s~~pplied 
by one VDD or Ground line, and a of these groups of subrnodules are supplied by larger VDD 
and Ground lines. The processing elements are the submodules of the lowest level module. There 
are a total of S=a2n  processing elements in the entire array, and the hcirarchy is n levcls deep. 
By examining the necessary sizes of wire needed to supply power to each submodule, we can 
approximate the area of each module, and the area of the entire proccssor array. The width of each 
wire is proportional to the current that flows through the wire [3], which in turn is proportional to 
the number of processing elements that receive power from the wire. We define the unit wire 
width P to equal the current ICell needed by one processing element times the design rule w which 
specifies the width of wire per unit current: 
A11 dimensions will be normalized to the size of one processing clement, so o is in units of cell 
size/unit current. 
Square Processing Elements 
We will examine four power routing schemes on an array of square processing elements: Tree, 
Comb, Staggered Tree, and Staggered Comb. Figures 1-4 illustrate each of thcsc four schemes. 
Both Tree structure power routing schemes supply each module with VDD from the center of one 
side and Ground from the center of the opposite side. The VDD line runs horizontally through the 
center of the module with vertical lines branching off to supply VDD to the submodules. The 
Ground line is routed around the perimeter of the module, again with vertical wires supplying the 
submodules. 
Both Comb structure power routing schemes supply VDD to an upper comer of the module and 
Ground from the diametrically opposite corner. The VDD line runs horizontally across the top of 
the module with vertical lines branching off to supply the submodules. ?he Groynd line runs along 
the bottom of the module, again with vertical lines supplying the submodules. 
In the Staggered Tree and Staggered Comb cases, the linc widths taper as the powcr demand 
through thc wire dccrcascs, whilc in thc Tree and Comb cascs, thc width of each line is constant 
throughout its length. 
We can tile the plane with processing elcmcnts with thc above schcmcs, as can be scen by the 
following arguments which illustrate thc Tree case: 
Assume that a module of level i-1 can route VDD and Ground to each of its a2i-2 processing 
elements using the method described above, and that the top levcl of the resulting array is of the 
2 form shown in figure 1. By arranging a of these submodulcs as shown in figure 1, mirroring those 
submodulcs where the VDD line enters from the right, we can route VDD and Ground to these a2 
submodules and produce a module of level i that can route VDD and Ground to each of its 
2(i-1)= a2i processing elements. By a similar argument it can be shown that level 1 can route a a 
2 VDD and Ground to a processing elements. This inductively proves that the proposed power 
routing schemes can supply power to S=a2" processing elements, for any n. 
The proposed schcmes will be compared in terms of size, area, signal path length, and other 
quantities associated with the array of processing elements. 
Size Calculations 
The first comparison will be in terms of array size. Since the proposals are recursively defined, the 
height and width of the modules can be expressed by recurrence relations. In the case of the tree, 
the height Ytree has the following relation: 
The fil.st term in the Ytreei equation accounts for the size of the a submodules, the second term 
accounts for the VDD line in the center of the module, and the third term accounts for the Ground 
lines at the top and bottom of the module. The solution to the above relation is 
In all practical designs, /?<I, so we can make an approximation to (3): 
where 
Ytree = (2a-l)/(a-l) 
In a similar manner, we have the following relations for the width Xtree: 
Xtreei = ai [ 1 - (3a-l)p/2(a-1) + (3a-l)/3ai/2(a-1) ] 
Xtreci = a' [ 1 + (3a-1)/3a1/2(~-1) ]
Xt,ei a' ( 1 + 6treePa1 ) 
where 
6 tree = (3a-1)/2(a-1) 
The first term in equations (5) and (10) accounts for the processing elements themselves, while the 
second term accounts for the sum of the widths of the power lines. and Stre, are thus an 
efficiency measure of the Tree structure power routing scheme. The minimum value for y and S 
for any power scheme is 1, since each module must have a wire of width pa2i supplying the power. 
Bounds for the array dimensions Ytree and Xuee can be determined by evaluating yuee and SIX, 
with a = 2  and in the limit as a + O O .  
This shows that the Tree structure is not very efficient: the total height of all the power lines is 2-3 
times larger than the minimum wire height needed by the module, and the total width of all the 
power lines is 3/2 - 5/2 times larger than the minimum necessary. The corresponding formulas for 
the other power routing proposals are of the same form as (5) and (10). The results are tabulated 
here: 
Tree Comb S tree Scomb 
Y (2a-l)/(a-1) (2a-l)/(a-1) 1 1 
yla=2 3 3 1 1 
yl,+co 2 2 1 1 
It can be seen from the table that the Staggered Comb structure actually attains the optimal 
efficiency in wire usage, and that the array size is independant of the branching ratio used. This 
second fact may be useful when designing arrays with communication trees because the branching 
ratio of the power lines can be made the same as the branching ratio of the communication tree, 
which simplifies the design of the array. 
The area Ai for the array is the product of the Xi and Yi dimensions. Since both Xi and Yi arc 
quadratic in ai, Ai is of degree 4 in a i .  The number of processors in the entire array is a2" = S, so 
the area of the entire array An is quadratic in S! This fact may limit the useful size of the array, 
because as S grows, an increasing percentage of the array area is used just to nln the power lines. 
7hc following equations give the exact and approximate areas for the modules: 
Using the area approximation for the entire array (18), we can determine the ratio of total area to 
processing clement area R, which is expressed in terms of W=PS%. 
R is plotted for each of the power routing schemes in figure 5. It is interesting to note that W is 
the width of the wire than would be required to supply power to one row of the final array. 
R-1 gives the ratio of area taken by the power lines to area of a processing element. For practical 
designs, this value should be kept small. To minimize R, the staggered comb structure should be 
used, and p should be minimized, requiring the use of low-power processing elements. The fact 
that arrays constructed of low-power processing elements have less area than similar arrays built 
with higher-power processing elements can lead to an interesting result: a power/area design 
decision where lower cell power is chosen over smaller cell area will not only use less power, but 
may also have a srrzaller total area! The following table lists the approximate number of processing 
elements S that would give R =  2 and R=4: 
Tree 
- Comb S tree Scomb 
R=2IaZ2 .151/3‘~ , 1 3 8 ~ ~ ~  .243pm2 , 4 1 4 ~ ~ ~  
R=21a+m . 2 3 7 ~ - ~  .309p-~ .414/?-l .414p2 
We can determine where most of the power line area comes from by examining the area 
contributions from the wires of each level in the hierarchy. If the majority of the area is taken by 
power wires in either the highest level or the lowest level in the hierarchy, it may be advantageous 
to use an alternate power routing scheme or a for that level. If each level contributes 
approximately the same amount of area, alternate routing schemes would not benefit the total area 
greatly. 
'Ihe power wire area for each module, Di, can be determined by subtracting the area of the a2 
submodules from the total module area. Hence, 
Each module of level i is included in the complete array a2n-2i times, so the total area contribution 
Ci of the power wires from level i is 
The total area contribution equation (23) shows that Ci is polynomial in a' with positive 
coefficients. Therefore, Ci monotonically increases as i increases, which shows that the higher level 
wires contribute more to the area than the lower level wires. The lower level power routing 
schemes are not as important as the higher level schemes. In Mead and Rem [4], it was claimed 
that only the highest level power wires need be considered when approximating the area of the total 
array. To check this, we compute A, the ratio of the highest level wire contribution plus processing 
element area to the total area: 
Fquation (26) is graphed in figure 6 for some representative values of W with a =2. It can be seen 
that A+ 1 as W+O and that A+3/4 as W+m. When W is small, most of the area comes from 
the prc zessing elements, so the wire contributions are negligible. When W is large, most of the area 
comes from the upper level wires. It is ironical that A has its minimum value right in the range 
where we would like W to be. As a + W ,  A+1. 
Another consideration about the power wire sizes occurs in the lower level modules. In the 
introduction it was claimed that the minimum wire size P is equal to the processing element current 
ICel1 times a design rule w relating wire width to current capacity. There is another design rule 
which limits the minimum wire size to Po because of fabrication constraints. Thus if Po>/3, the 
lowest level modules will be wider than equation (10) predicts. In this case, we construct the 
bottom level module with an ao, which may have a different value than the a used in the higher 
level modules. If we are using the staggered tree or staggered comb power routing scheme, the 
lowcst lcvcl module can not be of thc typc shown in figures 3 and 4, but may bc of the form shown 
in figures 7 and 8. The Xo and Yo values for thcsc bottom level modulcs arc listcd in the 
following table: 
Stree 
2Po/P 
X0 aO( 1 + (3a0-1)P/2 ) 
yo 1 + 2(ao-1)P ) ' 
Scomb 
Po@ 
ao( 1 + 2a@ ) 
ao( 1 + (ao-l)P ) 
Thc hcight and width of all modules can be determined from equations (5) and (10) by replacing 
the 1 with Yo and Xo, respectively, replacing P with Po, and setting the total number of processors 
2 2n S equal to a. a . 
Signal Path Lengths 
If the array of processors is to be a logical array of processors as well as physical, each of the 
processing clcments must have communication paths to ncighboring proccssing elements. The cycle 
time of thc array may dcpcnd on the time required to transmit data across the cornmunicatior~ 
paths, which in turn is a function of the length of the data path. When all processors are working 
synchronously, the cycle time is a function of the communication time ovcr the loizgest signal path. 
We call detcrrnine the longest signal path length, A, for each of the power routing schemes by 
inspection of figures 1-4. For both thc staggered and non-staggered tree structures, the longest 
signal path will have to cross the central VDD line of the top module, since this is the widest gap in 
the array. For the comb structures, the largest gap is across the vertical pairs of power lines in the 
top module. In the staggered comb case, the longest signal path will nin diagonally, while in the 
other three cases, the longest path is either strictly horizontal or strictly vertical. 
For thc tree case, we will define hUeei to be h e  distance from the lowcst processing clement in a 
module of level i to the bottom of the module. Awe will then be twice hueen-l plus the width of 
the top level VDD line. At,, has the following recurrence relation: 
Using (28), we can solve for Atree: 
At, will have its largest value when a = 2 ,  which gives an approximate value of 7PS/6. The 
largest value a can have is s ' ~ ,  which gives a At,, value approaching PS. A values for all four 
power routing schemes are listed in the following table: 
Tree Comb S tree Scomb 
A (a2 + a + 1 ) ~ s  (a2-a + ~ ) P s  abs PS ~ [ ( a ~ + a ~ - l ) ~ + a ~ ]  
a ( a  + 1) 2a(a-1) a + l  a3(a + 1) 
The length of the longest signal path is shortest in the Staggered Comb array. One interesting 
result from the above analysis is that when a power/speed design decision is made favoring low 
power over high speed, the resulting array will not only use less power, but it may run faster! 
Non-Squure Processing Elements 
If the processing elements are reasonably square, the orientation of the processing elements will not 
greatly affect the area. If the processing elements are rectangular but definitely not square, a 
vertical orientation of the longer dimension can have a substantially different area than a horizontal 
orientation of the longer dimension. 
If we normalize the dimensions of the rectangular processing element to lxe, where ~>1, we can 
alter equations (5) and (10) to reflect the fact that the processing element is not square. If the 
longer dimension is oriented vertically, the 1 in equation (5) should be replaced with e, while if the 
longer dimension runs horizontally, the modification is made to equation (10). 
If y>B, a direct comparison of the areas resulting from vertical and horizontal orientation shows 
that the vertical orientation has the smaller area. Conversely, if y<6, horizontally orienting the 
longer dimension results in a smaller area. In the tree case, y>6, so the longer dimemion should 
be vertical, while in the stree case, 6>y, so horizontal orientation is prefered. In both comb cases, 
y = 6, so either orientation may be used. 
Other Geometries 
In addition to square and rectangular processing elements, there may be designs using hexagonal or 
triangular processing elements. Hexagonal arrays have six ncarcst neigltbor communication paths 
for each processing element, while triangular arrays have three and square arrays have four. 
Mathematical algorithms for hexagonal arrays using the six communications paths have already been 
explored [2]. 
The same techniques used for analyzing square processing elements can be used to analyze 
hexagonal and triangular processing element arrays. 
Hexagonal Processing Elements 
Figure 9 shows the layout of one possible hexagonal module. The dimension used to measure the 
size of a module will be the radius of the inscribed circle. We will define a to be' the number of 
submodules along one side of the hexagonal arrangement of subtnodules. The number of 
submodules per module in the hexagonal array is not a2, as it is in square and triangular arrays, 
but rather 
We can find the inscribed circle's radius by solving a recurrance equation similar to (2), with the 
following result: 
Yi = ((3a-1)/2)'[ 1 + ( a -  1)/3(9a-6 + 2 4 3)(2~/(3a-l)) ' -1)/6(~-(3d)/2)]  (32) 
Using the following definitions, we see that equation (32) is of the same form as equation (5): 
By substituting a = 2  and the limit a+m into (33)-(39, we can determine bounds for Yi: 
The area of a module is found by the following formula: 
Ai = 2 d 3 y i 2  (38) 
The ratio of total area to processing element area is found by (19), with 6 = y .  This is plotted in 
figurc 10. The wire contribution approximation, A, is found in a manner similar to the derivation 
of (26), with the following result: 
Equation (39) is plotted in figure 11. It can be seen that the approximation is very bad for a =2. 
'This is due to the fact that with the hexagonal modules, there is some "wasted" area, or air, that is 
not proportional to the power line widths. The air in the square arrays and in the triangular array 
vanishes as the power line widths vanish. Not so with the hexagon, as the graph in *figure 11 clearly 
shows. 
Triangular Processing EIements 
The processing element for triangular arrays is shown in figure 12. The height of a module of level 
i is Yi, and the width of the base is qYi  The two lower interior angles have measures of 0 and 5. 
The following relationship between 0, 5, and q is easily proved using geometric arguments: 
We can arrange a2 of these processing elements as shown in figure 13 to produce a module that is 
geometrically similar in shape to the original processing element. Since the module has the same 
shape as the submodule, this arrangement can be used to hierarchically organize a triangular array. 
One this to notice in figure 13 is that the VDD and Ground lines switch polarity in all "upside 
down" submodules. This causes no great trouble, except that there must be two types of processing 
element: One that receives VDD from the apex and Ground from the base, and another with the 
opposite polarity. 
The height of the module comes from three components: the height of the submodules, some of the 
ground lines, and the VDD line which enters the module at an angle of 8. In some cases, there 
may be a fourth component which is added to the height when the corner of the "highest upside 
down" submodule "sticks out too far," as shown in figure 14. If the distance L that the corner 
protrudes into the VDD line is larger that the width of the power line supplying two submodules, 
an extra amount must be added tto Yi. If W is the width of the power line needed to supply one 
submodule, we can' find L by the following equation: 
L = WsinB/sin{ (41) 
To insure that the submodule corner does not protrude too far, L must be less than twice W, or 
sin0 52sin{ (42) 
Assuming that (41) holds, we can determine the height of a module that includes only three 
components: 
Solving this rccurrance relation gives a value for Yi of the form of equation (5) with the following 
value for y: 
y = a / ( a  +1) + l/cos6 (4.4) 
Values for y with a = 2  and as a+m are shown in figure 15. The following equation gives the 
area of a module: 
The ratio of total area to processing element area is found by (19), with S =y,  and is plotted in 
figure 16 for values of 6=00,  450, and 600. A can be found by equation (26), again with S =  y. A 
is graphed in figure 17 for same values of 6 as figure 16. 
Conclusions 
We have seen several schemes for routing power to an array of processing elements, and have 
developed techniques for comparing those schemes. With this modest background, design tradeoffs 
for array and tree machines can be made during the initial design stages. 
Two of the more interesting results found by this paper concern design tradeoffs considering power 
consump tion: 
In making a power vs. area design decision, choosing the low power design may save not 
only power, but also area! 
In making a power vs. speed design decision, choosing the low power design may save not 
only power, but also ir-zcrease the speed 
Appendix 
To help emphasize the fact that the above analysis can be used to produce real results, figures 18-21 
show ICI, [l] implementations for each of the square processing element power routing schemes. 
The code for each of thcse figures is also listed. The code shown is almost identically the code that 
would be used. in actual designs. 
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Figure 18. An ICL Implcmcntation of the Tree Structure Power Routing Mcthod. 
(The ICL Listing is on the Following Page). 
VAR ALF'1-I 1 ALF1).i2 r I-iAL-F'l-IzIN7' i S I Z E  r S Z 2  r S Z 3  r S Z 4  Y A r E I C Y Ti Y E r F I E{E7'FtzRE:AL ; 
VAR S=SYMBOLi 
L ~ E T A : ~ + O O l ;  
ALF'H:=Zi 
LIEFINE F'S: 
: : ; : = G E ~ ( O * O ? l * l )  i  
ALF'H2 : ==ALF'H#licLF'l-l i
HALFHtsRLPH/2i  
SIZEt=EETAi 
ENltlllEFN 
DEFINE F't 
!5Z2 : =SIZE*RL..F't.J2 i 
5x3 t =:SIZE#-:ALF'I-I# ( R I - F ' W - 1  ) i 
S Z 4 t = S Z 3 / 2 i  
CLQW:A#H HIGHtC#DI:=StMEiEi  
E : zC-A+SI ZE*HAL,F't.i i 
F : z ( D - E - S I Z & ) / ~ ~  
S:=<S\BISF'L-ACEKI--E~Y C Z X I ' O  I Y  rLI-.R NX: X NY t t.lALF'H3 1' 
RE (C%B r C$.SIZE%tHAt,FgH#P:~i~WC?rt-F'ti* (11-8) -F > i 
BE (A-SIZE#t.1ALF'H:#E~+F ? A*B f.HRLF't.l# ( D-Ec) ) 3 i 
CLQW:A#E HIGMtC8D3t-StMBE{; 
s : = < s i  
S\MIF<Y\AT 2*C#O3 i 
S:=S\DISF'LhCED-..EY CXX:2#(C-A) IYZO NXI'IIALF'H N Y I ' l 3 i  
CLOWZABH HIGH: GI113 :=S+HE{E{i 
S t z X S i  
S \ M I R X \ A T  0*2*E-SZ2i 
RH(AfE4H-SZ2rC4bR)i 
EW(SZ3rZC-SZ4#Ci+SZ4iR-SZ4#tit#2>kR-SZ2-ll-SZ4iC-SZ4~+3)3i 
SIZE:=SIZE%ALFH2i 
ENDI1EFN 
DEFINE DRAW(N:INT>: 
I::* ; 
X:IQ F'i REPEAT Ni 
PLQT(SI'TEMP*\AIF -CREDiEjLU3)i 
PLOT(PTEMP' ) ;  
END DEFN 
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Figure 19. An ICL Implcmcntation of thc Comb Structure Power Routing Method. 
(The ICL Listing is on the Following Page). 
VAR ALF'H T ALF't-12 r I-IALF'W-:IN?.; SIZE r S Z 2  r SZ.3 T A ,  E, C Y 11 r E r E{€:7'A-ltE.AL.; 
WAR S=SYMEQLi 
b E T A : = + O O l  i 
ALF'H 1' =52 i 
I:lEFXNE F'S S 
S : = G E ( 0 # 0 ~ 1 # 1 ) i  
. ALF't.12: =AtF'H*RLF'H i 
HALF'H =ALF'f-I/? i 
S I Z E :  =HETAi 
ENDDEFN 
1:lEFfNE F't 
$iZ2t=SIZE#ALFW2; 
SZ3:=SIZE#ALPW*(ALPH-l); 
CLOWtAIb MIGHtC*DJt=StME{Ri 
E:zD-E-SIZE; 
S:==<S\llXSF'LACEEffE:Y CIXSO IYtD--E( N X t 1  NY:ALF'HIi 
R H ~ C # E + E T C + S X Z E ~ ~ A L F ' H ~ ~ ~ . J ~ : H + A L F ' W > ~ ~ ~ I ~ - E ~ ) ) ~  
E{H(A-SIZE~(ALF'H-~)+~~:ET~~H+ALF'H*):I~-E{)-E))~ 
tL .QW : A # E  HIGH: C+D1 :=S+MRBi 
S t z X I i i  
S\MIRY\AT 2*C#O3i 
S:=S\DJ.SF'LACELl-..BY CIX:2*icC-A) I Y t O  NXtMALF'H N Y t i l i  
CLQW :A#E{ WIGH:C#BJ : = S *  MEEi 
s:=<s; 
RH ( A811 t C8Ll-f.SZ2 ) ; 
HH (A*E{-SZ3 9 C S B )  3 i 
SIZEt=SIZE*RLPH2;  
ENIiDEFN 
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Figure 20. An ICL implcmcntation of thc Staggcrcd Trcc Powcr Routing Structure. 
(The ICL Listing is on thc Following Page). 
VAR A L F ' H T ~ I ~ L F ~ H Y ~ L F ' H ~ T I = : I : N T ' ~  E E T A ~ S I ~ : E Y S Z ~ Y I ; Z ~ T S Z ~ Y S Z S Y R T H Y C Y D = R E A I , ;  
VAR S=SYMEQLi 
EtEEAA:.: 01. i 29 
nc.wi: ==2 ; 
1:IEFINE F'S: 
S:=GE(O*O?l#l)i 
sIZE:=EETAi 
I-IALF'H t ==ALF'H/2 i 
AL.F'k12 : ---ALF'S.-l*ALF'H i 
ENDDEFN 
DEFINE STAGl(I:INT)=SYMBOLf 
BEGIN VAK T=SYMBQL-i E ~ F ~ G I H I J ~ X ~ Y = R E A L ;  
DO CLQWtEBF HIGH:G#HJt=S+ME{Bi 
X:=(H-F-SIZE)/2i 
Y:=(HSFfSIZE)/2i 
J : =  IF I=1 THEN F ELSE F-X FI; 
T:=<S\AT SZ28(1-1)80i 
EE (E-Z-SZJ4:F t EtSZ28 ( 1-1 ) 4:H) i 
RE(GSSZ2*(I-1)I3~GfALF8WYSZ3fY)3i 
GIVE T\BISF'LACED-BY Q4k(H-F)#(X-l) 
END 
E:NCtrlEFN 
DEFINE STAG2(ItINT)=SYMHOt-: 
EEGXN VAR T=SYMEOLi E~F?G?H~KPLIX=REAL; 
DO CLOWSESF MIGH:GIHlt=S+MEBi 
x: =G-SXZEtWALPHi 
K:= IF I=ALPH THEN G ELSE G-ESX FIi 
L t =  IF X=1 THEN E ELSE 2*E--G FIi 
T:=-CS\AT O4kSZ5t(I-P)i 
BB(L~W4~SZS~~I-2)rEtSZ4~H+~ALF'W-l)*SZ5)i 
RE{(XIFrKCFfSZSXI 13; 
G I V E  T\DXSPLACED.-BY (6. -E)X ( 1-1 ):#a 
EN Cl 
ENKiLlEFN 
DEFINE F': 
SZI2:=Sl:ZEf 
SZJ: =:SZ2/2 i 
SZ5:=S%J*ALPHi 
SZ4:=SZS#(ALFH-l)/AtFHS 
S:=XCQLL.ECT STAGltI) FQR I FROM 1 TO HALFNS3i 
St=<COLLECT STRG2(I) Fa93 P FnOM 1 1.0 ALPHiEi 
CLOW:A#B WPGH:C#Dl:=§+MEEi 
St=XSiS\MIRX\AT 012*R>i 
SIZE:=SIZE*ALPH2i 
ENDLrEFN 
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Figure 21. An ICL Implcmcntation of thc Staggered Comb Power Routing Structure. 
(The ICL Listing is on thc Following Page). 
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